

CDMA/FM TRANSMIT MODULATOR, IF AGC, AND UPCONVERTER

Typical Applications

- CDMA/FM Cellular Systems
- CDMA PCS Systems
- Wireless Local Loop Systems


- Spread Spectrum Cordless Phones
- High Speed Data Modems
- General Purpose Digital Transmitters

Product Description


The RF9958 is an integrated complete Quadrature Modulator, IF AGC amplifier, and Upconverter designed for the transmit section of dual-mode CDMA/FM cellular and PCS applications. It is designed to modulate baseband I and Q signals, amplify the resulting IF signals while providing 95dB of gain control range, and perform the final upconversion to UHF. Noise Figure, IP₃, and other specifications are designed to be compatible with the IS-98 Interim Standard for CDMA cellular communications. This circuit is designed as part of RFMD's newest CDMA Chip Set, which also includes the RF9957 CDMA/FM Receive IF AGC and Demodulator. The IC is manufactured on an advanced 15GHz F_T Silicon Bipolar process, and is supplied in a 28-lead plastic SSOP package.

Optimum Technology Matching® Applied

🗹 Si BJT	🗌 GaAs HBT	GaAs MESFET
Si Bi-CMOS	SiGe HBT	Si CMOS



Functional Block Diagram



Package Style: SSOP-28

Features

- Supports Dual Mode Operation
- Digitally Controlled Power Down Modes
- 2.7V to 3.3V Operation
- Digital First LO Quadrature Divider
- Double-Balanced UHF Upconvert Mixer
- IF AGC Amp with 95 dB Gain Control

Ordering Information


RF995 RF995

58	CDMA/FM Transmit Modulator, IF AGC, and Upcon-
	verter
58 PCBA	Fully Assembled Evaluation Board
na Daviasa I	T-1 (000) 004 1000

RF Micro Devices. Inc. Tel (336) 664 1233 7625 Thorndike Road Fax (336) 664 0454 Greensboro, NC 27409, USA http://www.rfmd.com

Absolute Maximum Ratings

Parameter	Rating	Unit
Supply Voltage	-0.5 to +5	V _{DC}
Power Down Voltage (V _{PD})	-0.5 to V _{CC} +0.7	V
I and Q Levels, per pin	1	V _{PP}
LO1 Level, balanced	+3	dBm
LO2 Level, balanced	+6	dBm
Operating Ambient Temperature	-40 to +85	°C
Storage Temperature	-40 to +150	°C



RF Micro Devices believes the furnished information is correct and accurate at the time of this printing. However, RF Micro Devices reserves the right to make changes to its products without notice. RF Micro Devices does not assume responsibility for the use of the described product(s).

Parameter	Specification		Unit	Condition		
Falameter	Min.	Тур.	Max.	Unit	Condition	
I/Q Modulator & AGC					T=25 °C, V _{CC} =3.0V, Z _{LOAD} =50 Ω , LO1 =-8dBm @ 260 MHz, LO2=-3dBm @ 960 MHz, I SIG=Q SIG=300 mV _{PP} ,	
I/Q Input Frequency Range I/Q Input Impedance I/Q Input Reference Level	50	0 to 20 80 0.6	110	MHz kΩ V _{DC}	RF Output externally matched Balanced Balanced Per Pin	
LO1/FM Frequency Range LO1/FM Input Level LO1/FM Input Impedance	-15 170	240 to 360 -8 200	-5 230	MHz dBm Ω	Balanced	
Sideband Suppression	35	40 30	230	dBc dBc	I/Q Amplitude adjusted to within ±20mV Unadjusted	
Carrier Suppression Max Output, FM Mode	40 +2.5	50 30 +4		dBc dBc dBm	I/Q DC Offset adjusted to within ± 20 mV Unadjusted V _{GC} =2.5 V _{DC} , T=-20°C to +85°C	
Max Output, CDMA Mode	-3	0		dBm	V_{GC} =2.5 V_{DC} , T=-20°C to +85°C, IS-95A CDMA Modulation	
Min Output, CDMA Mode	-2	0 -95	-89	dBm dBm	ISIG=QSIQ=300mVpp @ 100kHz V_{GC} =0.5 V_{DC} , T=-20°C to +85°C, IS-95A CDMA Modulation	
Output Power Accuracy	-3 -2		+3 +2	dB dB	T=-20 to +85 °C, Ref=25 °C 1.4V≤GC≤2.5	
Adjacent Channel Power Rejec- tion @ 885kHz Adjacent Channel Power Rejec-		-55 -67		dBc dBc	IS-95A CDMA Modulation P _{OUT} = -5dBm IS-95A CDMA Modulation	
tion @ 1.98MHz Output Noise Power		-116	-111	dBm/Hz	$P_{OUT} = -5 dBm$ $P_{OUT} = -3 dBm, T = -20 °C to +85 °C$	
		-137 -164	-132 -159	dBm/Hz dBm/Hz	P _{OUT} = -23 dBm, T=-20°C to +85°C P _{OUT} < -70 dBm, T=-20°C to +85°C	
Output Impedance Power Dissipation UHF Upconverter	170	200	230 150	Ω mW	Balanced T=-20°C to +85°C Output externally matched	
Conversion Gain Noise Figure (SSB) Output IP3	-1	0.5 15 +14		dB dB dBm		
IF Input Impedance IF Input Frequency Range LO2 Input Impedance	170	200 120 to 180 50	230	Ω MHz Ω	Balanced Single Ended	
LO2 Input Level LO2 Input Frequency Range RF to LO2 Isolation	-6	-3 700 to 1100 20	0	dBm MHz dB		

Power Supply					
Supply Voltage	2.7	3.0	3.3	V	
Current Consumption		43		mA	Modulator and AGC only, CDMA Mode
Current Consumption		20		mA	Mixer Only
Power Down Current			20	μA	
VPD HIGH Voltage	V _{CC} -0.7			V	
VPD LOW Voltage			0.5	V	


Pin	Function	Description	Interface Schematic
1	MODE	Selects between CDMA and FM mode. This is a digitally controlled input. A logic "high" ($\geq V_{CC}$ -0.7 V_{DC}) selects CDMA mode. A logic "low" (<0.5 V_{DC}) selects FM mode. In FM mode, this switch enables the FM amplifier and turns off the I&Q modulator. The impedance on this pin is 30k Ω . A DC voltage less than or equal to the maximum allowable Vcc may be applied to this pin when no voltage is applied to the Vcc pins.	
2	Q SIG	Baseband input to the Q mixer. This pin is DC coupled. The DC level of 0.6V must be supplied to this pin to bias the transistor. Input impedance of this pin is $50k\Omega$ minimum. A DC voltage less than or equal to the maximum allowable Vcc may be applied to this pin when no voltage is applied to the Vcc pins.	Q SIG
3	Q REF	Reference voltage for the Q mixer. This voltage should be the same as the DC voltage supplied to the Q SIG pin. For maximum carrier suppression, DC voltage on this pin relative to the Q SIG DC voltage may be adjusted. Input impedance of this pin is $50k\Omega$ minimum. A DC voltage less than or equal to the maximum allowable Vcc may be applied to this pin when no voltage is applied to the Vcc pins.	See pin 2.
4	I REF	Reference voltage for the I mixer. This voltage should be the same as the DC voltage supplied to the I SIG pin. For maximum carrier suppression, DC voltage on this pin relative to the I SIG DC voltage may be adjusted. Input impedance of this pin is $50k\Omega$ minimum. A DC voltage less than or equal to the maximum allowable Vcc may be applied to this pin when no voltage is applied to the Vcc pins.	See pin 5.
5	I SIG	Baseband input to the I mixer. This pin is DC coupled. The DC level of 0.6V must be supplied to this pin to bias the transistor. Input impedance of this pin is $50k\Omega$ minimum. A DC voltage less than or equal to the maximum allowable Vcc may be applied to this pin when no voltage is applied to the Vcc pins.	BIAS BIAS BIAS BIAS BIAS BIAS BIAS BIAS BIAS I REF
6	GND1	Ground connection for all baseband circuits including bandgap, AGC, flip-flop, modulator and FM amp. Keep traces physically short and connect immediately to ground plane for best performance.	
7	VCC1	Supply Voltage for the LO1 flip-flop and limiting amp only. This supply is isolated to minimize the carrier leakage. A 1 nF external bypass capacitor is required, and an additional 0.1 μ F will be required if no other low frequency bypass capacitors are nearby. The trace length between the pin and the bypass capacitors should be minimized. The ground side of the bypass capacitors should connect immediately to ground plane.	
8	LO1+, FM+	One half of the balanced modulator LO1 input. The other half of the input, LO1-, is AC grounded for single-ended input applications. The frequency on these pins is divided by a factor of 2, hence the carrier frequency for the modulator becomes one half of the applied frequency. The single-ended input impedance is 100Ω (balanced is 200Ω). This pin is NOT internally DC blocked. An external blocking capacitor (1 nF recommended) must be provided if the pin is connected to a device with DC present. When FM mode is selected, the output of the flip-flop divider circuit is switched to the AGC amplifier inputs and the modulator mixers are not used. Note that the frequency divider operation.	LO1+, FM+
9	LO1-, FM-	One half of the balanced modulator LO1 input. In single-ended applications (100Ω input impedance), this pin is AC grounded with a 1 nF capacitor.	See pin 8.

	.		+ı
10	BG OUT	Bandgap voltage reference. This voltage, constant over temperature and supply variation, is used to bias internal circuits. A 1nF external bypass capacitor is required.	
11	VCC3	Supply voltage for the AGC and the Bandgap circuitry. A 1 nF external bypass capacitor is required and an additional 0.1μ F will be required if no other low frequency bypass capacitors are nearby. The trace length between the pin and the bypass capacitors should be minimized. The ground side of the bypass capacitors should connect immediately to ground plane.	
12	GND1	Same as pin 6.	
13	PD1	Power down control for overall circuit. When logic "high" ($\ge V_{CC}$ -0.7V), all circuits are operating; when logic "low" (≤ 0.5 V), all circuits are turned off. The input impedance of this pin is >10k Ω . A DC voltage less than or equal to the maximum allowable Vcc may be applied to this pin when no voltage is applied to the Vcc pins.	PD1 Ο
14	VCC4	Supply for the mixer stage only. The supply for the mixer is separated to maximize IF to RF isolations and reduce the carrier leakage. A 100pF external bypass capacitor is required and an additional 0.1μ F will be required if no other low frequency bypass capacitors are nearby. The trace length between the pin and the bypass capacitors should be minimized. The ground side of the bypass capacitors should connect immediately to ground plane.	
15	PD2	Power down control for mixer only. When connected to pin 10 (BG OUT) the mixer circuits are operating; when connected to ground (≤ 0.5 V), the mixer is turned off but all other circuits are operating. A DC voltage less than or equal to the maximum allowable Vcc may be applied to this pin when no voltage is applied to the Vcc pins.	PD2 Ο 1 KΩ \$450 Ω =
16	GND2	Ground connection for the mixer stage. Keep traces physically short and connect immediately to ground plane for best performance.	
17	RF OUT	RF output pin. An external shunt inductor to V_{CC} plus a series blocking/ matching capacitor are required for 50Ω output.	
18	DEC	Current Mirror decoupling pin. A 1000pF external capacitor is required to bypass this pin. The ground side of the bypass capacitors should connect immediately to ground plane.	
19	L02+	One half of the balanced mixer LO2 input. In single-ended applications, the other half of the input, LO2- is AC grounded. This is a 50Ω impedance port. This pin is NOT internally DC blocked. An external blocking capacitor (100pF recommended) must be provided if the pin is connected to a device with DC present.	$\begin{array}{c} \text{BIAS} \\ \downarrow \\ \downarrow \\ \text{LO2+} \\ \hline \\ \downarrow \\ \hline \\ \hline \\ \\ \hline \\ \\ \hline \\ \\ \\ \\ \\ \\$
20	LO2-	One half of the balance mixer LO2 input. In single ended applications, this pin is AC grounded with a 100pF capacitor.	See pin 19.
21	MIX IN-	One half of the 200Ω balanced impedance input to the mixer stage. This pin is NOT internally DC blocked. An external blocking capacitor (2200pF recommended) must be provided if the pin is connected to a device with DC present. If no IF filter is needed this pin may be con- nected to MOD OUT+ through a DC blocking capacitor. An appropriate matching network may be needed if an IF filter is used.	BIAS BIAS 5100 Ω 5100 Ω MIX IN-
		matching network may be needed if an in linter is used.	ר' '
22	MIX IN+	Same as pin 21, except complementary input.	See pin 21.


23	GND2	Same as pin 16.	
24	MOD OUT-	One half of the balanced AGC output port. The impedance of this port is 200Ω balanced. If no filtering is required, this pin can be connected to the MIX IN- pin through a DC blocking capacitor. This pin requires an inductor to V _{CC} to achieve full dynamic range. In order to maximize gain, this inductor should be a high-Q type and should be parallel resonated out with a capacitor (see application schematic). This pin is NOT DC blocked. A blocking capacitor of 2200pF is needed when this pin is connected to a DC path. An appropriate matching network may be needed if an IF filter is used.	$\begin{array}{c c} V_{CC3} & V_{CC3} \\ \hline \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ $
25	MOD OUT+	Same as pin 24, except complementary output.	See pin 24.
26	DEC	AGC decoupling pin. An external bypass capacitor of 10nF capacitor is required. The trace length between the pin and the bypass capacitors should be minimized. The ground side of the bypass capacitors should connect immediately to ground plane.	
27	GC	Analog gain control for AGC amplifiers. Valid control voltage ranges are from $0.5V_{DC}$ to $2.5V_{DC}$. The gain range for the AGC is 88dB. These voltages are valid ONLY for a $37k\Omega$ source impedance. A DC voltage less than or equal to the maximum allowable Vcc may be applied to this pin when no voltage is applied to the Vcc pins.	GC Ο = BIAS 21 kΩ 40 kΩ =
28	VCC2	Supply for the modulator stage only. A 10nF external bypass capacitor is required and an additional 0.1μ F will be required if no other low frequency bypass capacitors are nearby. The trace length between the pin and the bypass capacitors should be minimized. The ground side of the bypass capacitors should connect immediately to ground plane.	


RF9958 Pin-Out

MODE 1	28 VCC2
Q SIG 2	27 GC
Q REF 3	26 DEC
I REF 4	25 MOD OUT+
I SIG 5	24 MOD OUT-
GND1 6	23 GND2
VCC1 7	22 MIX IN+
LO1+ 8	21 MIX IN-
LO1-9	20 LO2-
BG OUT 10	19 LO2+
VCC311	18 DEC
GND1 12	17 RF OUT
PD1 13	16 GND2
VCC4 14	15 PD2




Application Schematic







Evaluation Board Layout 2.689" X 2.521"

Rev B9 990108







5